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Abstract
This paper focuses on the importance of reducing power consumption by VLSI circuits using
different power reduction techniques. In this paper, various sources of power dissipation in modern
VLSI circuits along with various power reduction techniques as adopted in industry today are 
discussed.
1. INTRODUCTION
With ever increasing demand of System On Chip (SOC), more and more transistors are getting added in 
modern VLSI chip to incorporate new architectural features leading to the risk of very high power 
dissipation in a die [1][2]. On the other hand, nowadays, customers look for portable, handheld devices
(like smart phone, tablet PC) having high battery life time. Therefore, low power dissipation by VLSI 
circuits has become a key design parameter. Considering energy crisis being the utmost concern in
modern world, manufacturers cannot afford to allow excessive power leakage from a single chip. More
power dissipation might unnecessarily heat up the devices thereby reducing performance, reliability and 
durability. Hence, the need for low power VLSI circuit techniques arises.  The world now needs ways to 
efficiently reduce the dissipation of huge amount of power from the circuits while keeping pace with ever 
increasing demands of more and more features in a single die. In the following sections, the different ways
in which power leaks from VLSI circuits and different techniques of how power dissipation is reduced in
industry is discussed.
2. POWER DISSIPATION IN VLSI CIRCUITS
Power dissipation in VLSI circuits is of three types [1][3]:-
i) Dynamic power (≈ 40 - 70% of die power) ii) Leakage power (≈ 20 – 50 % of die power and
increasing) iii) Short- circuit power (≈ 10 % today)
2.1 DYNAMIC POWER
CMOS digital circuits dissipate power while charging various
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load capacitances (CL) (receiving gate capacitance, wire capacitance and drain capacitance of driver gate)
whenever they are switched (Fig 1). In one complete cycle of CMOS logic, current flows from VDD to 
the load capacitance to charge it and then flows from the charged load capacitance to ground during
discharge. The switching power [4] dissipated by a CMOS gate is given by:
P= CLVDD2f . --------(1)
where, CL-Load Capacitance, VDD – Supply Voltage,
f – Frequency of switching
Since most gates do not operate/switch at every clock cycle, they are often accompanied by a factor (α), 
called the activity factor. Hence, the dynamic power dissipation can be re- written as:
P= αCLVDD2f --------------------(2)
Fig 1: Dynamic power
Thus dynamic power dissipation depends on four parameters namely Load Capacitance (CL), Supply
Voltage (VDD), Activity factor (α) and frequency (f). Their impacts and way of reducing power 
dissipation are discussed below.
i. Load Capacitance: In modern SOC applications, large load capacitance may appear due to high
fanout net or long wire distance between driver and receiver gate resulting in increase in dynamic power 
dissipation.
Reduction Technique: To improve power performance downsizing driver and receiver gate is
popular technique. By downsizing a transistor, the design can be more compact. Proper placement and
routing is also necessary so that the length of the wire can be minimized to reduce load capacitance.
ii. Supply Voltage:-
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Fig 2: Relationship between supply voltage, delay and dynamic power performance [5]
It is observed that with the increase of supply voltage the gate delay decreases but dynamic power 
increases (fig. 2). 
Reduction Technique :- To strike a balance between speed and power, the concept of multiple VDD in
Data Path comes into picture. In Data Path there are alternate combinations of Sequential and
Combinational circuits. Frequency of operation depends on the path with largest delay. Data path can be 
broadly classified into two categories Timing Critical and non-Timing Critical. Here, Critical path
means the path having largest time delay.
To reduce the dynamic power dissipation, a Timing Critical path is fed with High supply voltage so that it
doesn’t suffer from large delay and the non critical paths are fed with Low supply voltage. It is observed
that in CPU and DSP type circuits as used in industry, 80% of the paths are non-timing critical, hence
most of the paths can be supplied with low voltage as a result of which dissipation due to dynamic power 
can be reduced.
iii. Activity factor: The toggling rate of a signal with respect to clock is termed as Activity factor (α). 
Dynamic power dissipation is directly proportional to α.
Reduction Technique: To reduce Activity factor, most popular technique used in industry is Clock
Gating [5][6]. In this method, the clock signal to different functional block is gated by enabling signals. 
In most cases, AND gates are preferred for gating clock signals.
                                                       Fig 3: Clock Gating
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The above diagram (Fig 3) illustrates the concept of clock gating. When ENABLE=1, clock can be 
applied to functional block through AND gate. However to avoid unnecessary switching when the
functional block is inactive, the ENABLE input can be made 0 so as to disable the clock propagation 
when not required. This causes the clock to become totally inactive when the functional block is in non-
active mode, thus eliminating any sort of activity in the circuit. Clock Gating can reduce power leak due 
to dynamic power by as high as 70 to 80%.
2.2 LEAKAGE POWER
Leakage power (Fig 4) [7], Pleakage is the static power consumption when circuit is not switching. It is
observed that in deep sub micron technology, leakage contributes up to 50%
of the total power consumption.
                                  Fig 4: Leakage power
                                                
                                      Fig 5: Subthreshold and Gate Leakage [8]
There are two major components of leakage power in deep sub micron technology:
i. Subthreshold leakage [8] (indicated by red arrow) (Fig 5)
is weak inversion conduction current between source and
drain in a MOS transistor that occurs when the gate voltage in below Threshold voltage (VT). 
Subthreshold leakage is defined as:
I=I0*exp( (VGS-VT)/ ηVT)*(1-exp(-VDS/ηVT) ----------(3) where, I0 α µ*Cox*(W/L), η=ideality
factor, VDS=Drain to source voltage, VGS= Gate to source Voltage, VT= Threshold voltage, µ= 
mobility of electrons/holes, Cox= oxide capacitance, W= width of the transistor, L=channel length.
In deep sub micron technology, sub threshold leakage can be as high as 80-90% of total circuit leakage 
International Journal of Students Research in Technology & Management
Vol 1 (04), August 2013, ISSN 2321-2543, pg 361-369
www.giapjournals.com/ijsrtm/ Page 365
power.
ii. Gate oxide leakage (indicated by green arrow) (Fig 5) is the oxide tunneling current due to the low
oxide thickness and high electric field.
Leakage Reduction Techniques:
i. Variation of the Supply Voltage(VDD):
Delay in VLSI circuits can be expressed as:
τPHL= Cload/Kn(VDD-VT,n)*[2Vt,n/(VDD-VT,n)+ln(4*(VDD- VT,n)/VDD-1)] -------------------
-------------(4)
τPLH= Cload/Kp(VDD-VT,p)*[2Vt,p/(VDD-VT,p)+ln(4*(VDD- VT,p)/VDD-1)] -------------------
-------------(5)
where, τPHL and τPLH are high to low and low to high delay respectively, kn=µn*Cox*(W/L), kp=
µp*Cox*(W/L),
Cload=load capacitance, Vt,n and Vt,p are the threshold voltages on NMOS and PMOS respectively, µn 
= mobility of electrons,
µp = mobility of holes, Cox= oxide capacitance, W= width of the transistor, L=channel length.
From expressions of dynamic power and sub-threshold leakage power, it is clear that these powers can
be reduced significantly by lowering VDD. However from the delay expression it is evident that
reduction in VDD increases delay which affects performance as it reduces switching speed. Hence a 
balance has to be maintained between speed and power while selecting VDD for new Technology and
Design.
ii.   Variation of Threshold Voltage (VT):
There are two significant techniques of modifying threshold voltage-
a. Multiple threshold CMOS (VTCMOS) ,
b. Variable Threshold CMOS (MTCMOS).
a.  Multiple Threshold CMOS circuit (MTCMOS): In MTCMOS technique [8][9][10], MOS
transistors with low threshold voltage (VT) are placed in the critical path while MOS transistors with high
threshold voltage (VT), are placed in the non-critical path (Fig 6). The objective of such a circuit design is
to maximize performance and minimize leakage. In the critical path gate delay time should be as low as
possible. Hence delay reduction is traded off against leakage by placing low threshold transistors causing 
faster gate transitions. However, in the non timing critical path, high threshold transistors are placed to 
reduce leakage as speed/delay has less importance here. It is observed that in modern VLSI circuits as
used in industry, 80% of the paths are non-timing critical. Hence for most of the paths, high threshold
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transistors can be used to enable aggressive leakage reduction.
Fig 6: MTCMOS Circuit
b. Variable Threshold CMOS circuit (VTCMOS): The equation for Threshold voltage (VT ) is
defined as:
VT =VTo + γ(√(|2ØF|+VSB)- √(|2ØF|)) ------------ (6)
where γ = (tox/εox) √(2qεsiNA) ------------------ (7) VTo =Threshold voltage with no body effect, ØF=
Fermi potential, VSB= source to body voltage/bias, tox = Thickness of the oxide, εox= permittivity of 
the oxide, q= charge of electron/hole, εsi= permittivity of silicon, NA= Channel doping concentration.
In VTCMOS technique [8][10] the threshold voltage is varied by a suitable control circuit (Fig 7), 
according to the circuit requirements. As is evident from the expression above, threshold voltage is a 
function of the source to body bias. Hence variation of this bias voltage using suitable circuitry can vary
threshold voltage. Practically for critical paths threshold voltage is lowered as switching speed is of
primary concern for such paths. But for non-critical paths threshold voltage is increased to reduce the 
leakage power dissipation, as higher threshold prevents any sort of unwanted leakage power flow.
Fig 7: VTCMOS Technique
In active mode when the circuit is switching (Fig 7), the following substrate bias voltages VBP=2V and
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VBN=0V are produced for PMOS and NMOS respectively. Due to this, the circuit has high switching
speed (due to low VT) at the cost of leakage power. In standby mode the control circuit generates a 
lower substrate voltage for NMOS and higher substrate voltage for PMOS .This causes the threshold
voltage of both the NMOS and PMOS to increase, thus reducing the leakage current. Besides changing
the supply voltage (VDD) and the threshold voltage (VT), additional techniques to reduce leakage power
as adopted in industry are
iii. Aggressive device size reduction on non-timing critical path as well as
iv. Enabling ‘Stacking Effect’ in CMOS gate during standby mode. When 2 or more transistors in
series are OFF, sub threshold leakage reduces exponentially known as ‘Stacking Effect’.
v. Gate Leakage Prevention:
In deep sub-micron technology, gate oxide thickness reached 10-20A0 causing exponential increase in
tunneling current through extremely thin gate oxide. In 45nm technology, gate leakage got increased by
10 times with respect to previous process technology. Hence, thicker insulator is used to reduce gate
leakage. Thicker insulator (increase in tox) reduces Cox, i.e the gate oxide capacitance per unit area = (K/
tox, where K= permitivitty of gate oxide) causing increase in threshold voltage (VT) and thus reducing
device speed. Hence, to keep Cox constant, different insulating materials having higher permittivity than
SiO2 is used from 45nm technology onwards. Since insulating material is changed, polysilicon gate is
also replaced by new metal gate to maintain low work function.
2.3. SHORT CIRCUIT POWER
The component of power caused due to a leakage current flowing between VDD and ground is
called short circuit power[7][11]. In a CMOS gate, nMOS conducts when
VGS>VT, n and pMOS conducts when VGS>|VT, p|. But as the input voltage makes a transition from
logic 0 to logic 1, ideally pMOS should be turned OFF and nMOS should turn ON. Practically pMOS
remains ON till VGS=VDD-|VT, p|. Hence, during the period from VT, n to VDD-|VT, p|, both the 
transistors remain ON, thus, providing a short circuit path from VDD to ground. A similar scenario is
observed when the input voltage is making a negative transition (Fig 7). Assuming rise and fall time to
be equal the short circuit current (Isc) and Power (Psc) can be expressed as:
Isc=1/12 ß *τ*fclk/VDD*(VDD-2VT)3   ----------------(8)
Psc=VDD*Isc = (ß/12)*(VDD-2VT) 3*(trf/tp) ---------(9)
Where τ, trf  = input rise/fall time, tp=Waveform period,
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ß=Gain factor, fclk=clock, VT=Threshold Voltage
Fig 8: Short Circuit Power
Reduction Techniques:
The short circuit power is reduced by i. device size reduction and ii. increasing threshold voltage both of 
which is also used for leakage reduction. In addition, the input rise and fall times for a digital gate needs
to be less than an upper limit which can be taken care of during gate sizing. It is important to note that 
short circuit power dissipation happens only during switching (Dynamic power dissipation). Hence 
reduction of Activity factor (α) helps both power reductions simultaneously.
3. CONCLUSION
The above discussions provide an insight into the different types of power dissipation encountered in any
VLSI circuit and the various power reduction techniques as adopted in industry. Modern VLSI circuits
are integrated with a separate power management unit whose function is to manage the power distribution
in the die efficiently. There is a need for industry to develop more of such methods to maintain chip 
performance while continuously improving power consumption.
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